## What is claimed is:

- 1 1. A mechanism for preventing ESD damage to a
- 2 electronic device comprising at least one connection area
- 3 having a plurality of pads  $(P_1 \text{ to } P_n)$  arranged
- 4 sequentially for mounting to an integrated circuit, and a
- 5 plurality of fan-out signal lines  $(F_1 \text{ to } F_n)$  extending
- 6 from the pads  $(P_1 \text{ to } P_n)$  respectively, the pads  $P_1$  and  $P_n$
- 7 disposed on outermost sides of the connection area, the
- 8 mechanism comprising:
- 9 a plurality of ESD protection device ( $ES_1$  to  $ES_n$ )
- 10 configured corresponding to the fan-out signal
- lines  $(F_1 \text{ to } F_n)$ ;
- wherein, equivalent impedances of the ESD protection
- devices  $ES_1$  and  $ES_n$  are smaller than equivalent
- impedances of the other ESD protection devices
- 15  $ES_2$  to  $ES_{n-1}$ .
  - 1 2. The mechanism as claimed in claim 1, wherein
  - 2 each ESD protection device comprises at least one element
  - 3 having a MOS transistor circuit structure and equivalent
  - 4 channel widths of the ESD protection devices ES1 and ESn
  - 5 are longer than equivalent channel widths of the other
  - 6 ESD protection devices  $ES_2$  to  $ES_{n-1}$ .
  - 1 3. A mechanism for preventing ESD damage to a
  - 2 electronic device comprising at least one connection area
  - 3 having a plurality of pads  $(P_1 \text{ to } P_n)$  arranged
  - 4 sequentially for mounting to an integrated circuit, and a
  - 5 plurality of fan-out signal lines  $(F_1 \text{ to } F_n)$  extending
  - 6 from the pads ( $P_1$  to  $P_n$ ) respectively, the pads  $P_1$  and  $P_n$

Client's ref : AU0307019&AU0307028 File : 0632- A50001usf/ Yvonne/ Steve

- 7 disposed on outermost sides of the connection area, the
- 8 mechanism comprising:
- 9 a plurality of ESD protection device (ES<sub>1</sub> to ES<sub>n</sub>)
- 10 configured corresponding to the fan-out signal
- lines  $(F_1 \text{ to } F_n)$ ;
- 12 wherein, equivalent impedances of the ESD protection
- 13 devices  $ES_1$  to  $ES_j$  gradually increase and
- 14 equivalent impedances of the ESD protection
- devices  $ES_{j+1}$  to  $ES_n$  gradually decrease, 1 < j < n.
  - 1 4. The mechanism as claimed in claim 3, wherein
  - 2 each ESD protection device comprises at least one element
  - 3 having a MOS transistor circuit structure, equivalent
- 4 channel widths of the ESD protection devices ES1 to ESi
- 5 gradually decrease, and equivalent channel widths of the
- 6 ESD protection devices ES<sub>j+1</sub> to ES<sub>n</sub> gradually increase.
- 1 5. A mechanism for preventing ESD damage to a
- 2 electronic device comprising at least one connection area
- 3 having a plurality of pads  $(P_1 \text{ to } P_n)$  arranged
- 4 sequentially for mounting to an integrated circuit, and a
- 5 plurality of fan-out signal lines  $(F_1 \text{ to } F_n)$  extending
- 6 from the pads  $(P_1 \text{ to } P_n)$  respectively, the pads  $P_1$  and  $P_n$
- 7 disposed on outermost sides of the connection area, the
- 8 mechanism comprising:
- 9 a plurality of ESD protection device  $(ES_1 \text{ to } ES_n)$
- 10 configured corresponding to the fan-out signal lines (F1
- 11 to  $F_n$ );

## Client's ref : AU0307019&AU0307028 File : 0632- A50001usf/ Yvonne/ Steve

- 12 wherein, an equivalent impedance of one ESD
- 13 protection device  $ES_k$  is different from equivalent
- 14 impedances of the other ESD protection devices,  $1 \le k \le n$ .
  - 1 6. The mechanism as claimed in claim 5, wherein
  - 2 each ESD protection device comprises at least one element
  - 3 having a MOS transistor circuit structure and an
  - 4 equivalent channel width of the ESD protection device ESk
  - 5 is different from equivalent channel widths of the other
  - 6 ESD protection devices.
  - 1 7. A liquid crystal display panel, comprising:
  - 2 a pixel array;
  - at least one connection area having a plurality of
  - 4 pads  $(P_1 ext{ to } P_n)$  arranged sequentially for
  - 5 mounting to an integrated circuit, wherein the
  - pads  $P_1$  and  $P_n$  are disposed on outermost sides

  - 8 a plurality of fan-out signal lines  $(F_1 \text{ to } F_n)$
- 9 extending from the pads  $(P_1 ext{ to } P_n)$
- 10 respectively; and
- 11 a plurality of ESD protection devices (ES<sub>1</sub> to ES<sub>n</sub>)
- 12 configured corresponding to the fan-out signal
- lines  $(F_1 \text{ to } F_n)$ ;
- 14 wherein, equivalent impedances of the ESD protection
- 15 devices ES<sub>1</sub> and ES<sub>n</sub> are smaller than equivalent
- impedances of the other ESD protection devices
- 17  $ES_2$  to  $ES_{n-1}$ .
  - 1 8. The liquid crystal display panel as claimed in
  - 2 claim 7, wherein each ESD protection device comprises at

- Client's ref : AU0307019&AU0307028
  File : 0632- A50001usf/ Yvonne/ Steve
- 3 least one element having a MOS transistor circuit
- 4 structure and equivalent channel widths of the ESD
- 5 protection devices  $ES_1$  and  $ES_n$  are longer than equivalent
- 6 channel widths of the other ESD protection devices ES2 to
- 7  $ES_{n-1}$ .
- 9. The liquid crystal display panel as claimed in
- 2 claim 8, wherein the equivalent channel widths of the ESD
- 3 protection devices ES<sub>1</sub> to ES<sub>j</sub> gradually decrease, and the
- 4 equivalent channel widths of the ESD protection devices
- 5  $ES_{j+1}$  to  $ES_n$  gradually increase, 1 < j < n.
- 1 10. A liquid crystal display panel, comprising:
- 2 a pixel array;
- at least one connection area having a plurality of
- 4 pads  $(P_1 \text{ to } P_n)$  arranged sequentially for
- 5 mounting to an integrated circuit, wherein the
- 6 pads  $P_1$  and  $P_n$  are disposed on outermost sides
- of the connection area;
- 8 a plurality of fan-out signal lines  $(F_1 ext{ to } F_n)$
- 9 extending from the pads  $(P_1 ext{ to } P_n)$
- 10 respectively; and
- 11 a plurality of ESD protection device  $(ES_1 \text{ to } ES_n)$
- 12 configured corresponding to the fan-out signal
- lines  $(F_1 \text{ to } F_n)$ ;
- 14 wherein, an equivalent impedance of one ESD
- 15 protection device  $ES_k$  is different from equivalent
- 16 impedances of the other ESD protection devices,  $1 \le k \le n$ .
  - 1 11. The liquid crystal display panel as claimed in
  - 2 claim 10, wherein each ESD protection device comprises at

- Client's ref : AU0307019&AU0307028 File : 0632- A50001usf/ Yvonne/ Steve
- 3 least one element having a MOS transistor circuit
- 4 structure and an equivalent channel width of the ESD
- 5 protection device  $ES_k$  is different from equivalent channel
- 6 widths of the other ESD protection devices.